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Improved Electrothermal Ruggedness in SiC
MOSFETs Compared With Silicon IGBTs
Petros Alexakis, Olayiwola Alatise, Ji Hu, Saeed Jahdi, Li Ran, and Philip A. Mawby
Abstract— A 1.2-kV/24-A SiC-MOSFET and a 1.2-kV/30-A1
Si-IGBT have been electrothermally stressed in unclampedAQ:1 2
inductive switching conditions at different ambient temperatures3
ranging from −25 °C to 125 °C. The devices have been stressed4
with avalanche currents at their rated currents and 40% higher.5
The activation of the parasitic bipolar junction transistor (BJT)6
during avalanche mode conduction results from the increased7
body resistance causing a voltage drop between the source and8
body, greater than the emitter–base voltage of the parasitic BJT.9
Because the BJT current and temperature relate through a10
positive feedback mechanism, thermal runaway results in the11
destruction of the device. It is shown that the avalanche power12
sustained before the destruction of the device increases as the13
ambient temperature decreases. SiC MOSFETs are shown to14
be able to withstand avalanche currents equal to the rated15
forward current at 25 °C, whereas IGBTs cannot sustain the same16
electrothermal stress. SiC MOSFETs are also shown to be capable17
of withstanding avalanche currents 40% above the rated forward18
current though only at reduced temperatures. An electrothermal19
model has been developed to explain the temperature dependency20
of the BJT latchup, and the results are supported by finite-21
element models.22
Index Terms— Ruggedness, SiC MOSFETs, unclamped23
inductive switching (UIS).24
I. INTRODUCTION25
ELECTROTHERMAL ruggedness is an important26 reliability metric that quantifies the ability of the power27
semiconductor device to withstand electrothermal stresses.28
This electrothermal stress can result from the conduction under29
avalanche mode, where there is simultaneously high current30
flowing through the device and a high voltage across it. Some31
circuits purposely use MOSFETs in unclamped inductive32
switching (UIS) mode, but these are mainly automotive33
applications where the devices drive inductive loads without34
antiparallel free-wheeling diodes to commutate the current35
when the device is switched OFF [1]–[4]. Avalanche mode36
conduction can also be triggered by high dV/dt transients37
that coupled with parasitic capacitances can cause a body38
current to flow, thereby forward biasing the emitter–base39
junction of the parasitic bipolar junction transistor (BJT) [5].40
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Fig. 1. MOSFET schematic diagram and equivalent circuit showing the
antiparallel diode and n-p-n transistor.
The body current is usually generated by the charging of a 41
depletion capacitance during voltage switching. MOSFETs 42
can also suffer severe electrothermal stresses in forward mode 43
conduction if biased in the linear mode (high-current and 44
high-voltage conditions) [6]. It should be noted that linear 45
mode bias refers to the saturation mode bias in MOSFETs 46
(VDS > VGS − VTH); however, because the condition was 47
first considered for BJTs, the term linear mode (which for a 48
MOSFET is the ohmic or triode region) has repeatedly been 49
used for MOSFETs as well. Linear mode conduction can 50
also occur during switching transients when the bias point 51
of the device moves across the load line. However, since the 52
electrical switching time constant is much smaller than the 53
thermal time constant, it is less of a problem for reliable 54
switch mode power MOSFETs. 55
All power MOSFETs, by virtue of their physical design, 56
have antiparallel diodes as well as parasitic n-p-n BJTs. 57
Ideally, the p-body of the MOSFET should be shorted to the 58
source either by a high p-body implant dose away from the 59
MOSFET channel (so as not to increase the threshold voltage 60
excessively) [7] or by a moat structure with metal deposition 61
shorting the n-source to the p-body. The purpose of shorting 62
the body to the source is to ensure that there is no forward 63
voltage drop between the body and the source. In reality, there 64
is always some resistance between the source and the body, 65
and this resistance will increase with temperature. Fig. 1 shows 66
the schematic diagram of a vertical DMOSFET and the cor- 67
responding circuit model, showing the additional antiparallel 68
diode and n-p-n parasitic BJT [8]. 69
When current is flowing from the drain to the source 70
through the channel, sufficient stray current flowing through 71
the source-to-body resistance can cause the voltage drop 72
across the source–body junction to forward bias the 73
0018-9383 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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2 IEEE TRANSACTIONS ON ELECTRON DEVICES
emitter–base junction of the parasitic BJT. The likelihood74
of this increases with temperature because of the positive75
temperature coefficient of the body resistance and the neg-76
ative temperature coefficient of the in-built voltage across the77
source–body junction of the MOSFET (emitter–base junction78
of the parasitic BJT) [9]. Because BJT collector currents have79
a positive temperature coefficient, they are inherently unstable80
at high temperatures as a result of thermal runaway, i.e.,81
a positive feedback process between current and temperature.82
In reality, power MOSFETs comprise numerous smaller FET83
cells sharing the same terminals. In ideal conditions, these84
smaller FET cells should share current equally. However,85
process-induced nonuniformities mean that there is always86
some current maldistribution. Therefore, process-induced87
electrical and thermal nonuniformities across the MOSFET88
cells will further enhance thermal runaway through current89
crowding. To mitigate this, UIS tests are usually done in the90
production line to screen out defective devices with process-91
induced nonuniformities that may compromise electrothermal92
ruggedness [5], [10].93
In this paper, a 1.2-kV/24-A SiC MOSFET and94
a 1.2-kV/30-A silicon IGBT have been tested in UIS95
circuits at different temperatures. The devices have been96
tested to destruction at different ambient temperatures.97
Section II presents an electrothermal model that describes98
avalanche induced bipolar latchup. Section III describes the99
experimental setup as well as the results derived from the100
experiments. Section IV presents finite-element models of101
the devices, while Section V concludes this paper.102
II. ELECTROTHERMAL MODEL FOR BIPOLAR LATCHUP103
An electrothermal model has been developed for the purpose104
of explaining the process of thermal runaway of MOSFETs105
conducting current in avalanche. The model uses an electrical106
input to calculate the temperature, which in turn is used107
to estimate temperature-dependent MOSFET parameters [11].108
These MOSFET parameters (body voltage drop and in-built109
body potential) determine whether or not the parasitic bipolar110
has latched. The output is then fed back into the temperature111
model in a cyclical process. The model is based on an inductor112
forcing current through the MOSFET from the drain to the113
source, and assumes that the inductor has been precharged to114
a defined current. The current flowing through the MOSFET115
is described as116
I(t) = IAV − V(t)tL (1)117
where IAV is the peak avalanche current, I(t) is the current118
flowing through the MOSFET, V(t) is the voltage across the119
MOSFET, L is the value of the inductor, and t is the time.120
The avalanche current is the peak current, and depends on121
how much current is initially stored in the magnetic field of122
the inductor. The inductance determines the peak value of the123
avalanche current together with the charging duration. The124
current determined from (1) is used to calculate the junction125
temperature of the MOSFET using126
T(t) = TAMB + RTH I(t)V(t)
(
1 − e−
t
RTH CTH
)
(2)127
where T(t) is the junction temperature of the MOSFET, TAMB 128
is the ambient temperature, RTH is the thermal resistance of the 129
MOSFET, and CTH is the thermal capacitance of the MOSFET. 130
The calculated junction temperature in (2) is used to calculate 131
the built-in source to body p-n junction potential using [12] 132
bi = KBT(t)q ln
(
NE NB
n2i
)
(3) 133
where bi is the built-in junction voltage of the parasitic BJT, 134
KB is the Boltzmann constant, q is the electric charge, NE is 135
the emitter (source) doping of the parasitic BJT (MOSFET), 136
NB is the base (body) doping of the parasitic BJT (MOSFET), 137
and ni is the intrinsic carrier concentration. The intrinsic 138
carrier concentration has a temperature dependency that is 139
material dependent and is different for silicon and SiC. Since 140
SiC has a wider bandgap, it will have a lower intrinsic carrier 141
concentration, and hence a higher built-in junction voltage 142
(bi). For example, at 300 K SiC has an intrinsic carrier con- 143
centration of 1.5 × 10−8 cm−3, whereas it is 1.5 × 1010 cm−3 144
for silicon. As a result, the built-in junction voltage for 145
4H–SiC will be approximately three times that of silicon [12]. 146
As a consequence, the parasitic BJT will be harder to turn-ON 147
in SiC since a greater voltage is needed to forward bias the 148
emitter–base junction. The body resistance of the MOSFET is 149
calculated using 150
RPB = lANBqμP =
l
ANBq · 495
( T
300
)−2.2 (4) 151
where l is the length, A is the area, and μP is the hole mobility 152
[12]. The voltage drop across the body resistance is calculated 153
using 154
VPB = IC
β
RPB (5) 155
where IC is the collector current of the parasitic BJT and β is 156
the gain of the BJT. The condition for bipolar latchup is set 157
by comparing VPB to bi. The parasitic bipolar latches when 158
VPB > bi. In this case, the current through the MOSFET is 159
calculated using the following equation, which is originally 160
derived for BJTs [12]: 161
I(t) = q A DBn
2
i
WB NB
(
e
q VFB−biKBT − 1
)
. (6) 162
If VPB < bi, the parasitic bipolar does not latch and the 163
current through the MOSFET is determined by (1). Fig. 2 164
shows a schematic diagram illustrating how the electrothermal 165
model works. Fig. 3(a) shows the trend of calculated normal- 166
ized currents using the model in Fig. 2 at different ambient 167
temperatures. Fig. 3 shows that the parasitic bipolar latches 168
for higher ambient temperatures, but this is not the case for 169
lower ones. The process of latching is characterized by a rising 170
current, which in reality will be limited by the power supply, 171
as will be demonstrated experimentally later on. Fig. 3(b) 172
shows the calculated junction temperature of the MOSFET 173
obtained from Fig. 2. It can be observed in Fig. 3(b) that 174
there is a temperature rise resulting from the peak avalanche 175
power. However, for the case of latchup, there is a subsequent 176
temperature rise during the cooling period, which is due to 177
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Fig. 2. Electrothermal model for parasitic BJT latchup for MOSFET in
avalanche.
Fig. 3. (a) Calculated device current as a function of time at different ambient
temperatures. (b) Calculated junction temperature as a function of time at
different ambient temperatures.
the rising current from the activation of the parasitic BJT [1],178
[11]–[15]. With the detailed knowledge of device dimensions179
and process parameters, the calculations in Fig. 3(a) and (b)180
can be used by the designer as a predictor of BJT latchup for181
a specific device.182
III. EXPERIMENTAL MEASUREMENTS183
A. Avalanche Performance at Fixed Currents184
Fig. 4 shows the experimental setup and the circuit diagram185
that includes a gate-drive circuit, the environmental chamber,186
test enclosure, power supplies, and oscilloscopes. When the187
device under test (DUT) is switched ON, the inductor is188
charged to the peak avalanche current that is proportional to189
Fig. 4. Experimental setup showing UIS test and the circuit schematic
diagram.
Fig. 5. VGS, VDS, and IDS as functions of time for an SiC MOSFET
under UIS.
the duration of the gate pulse. When the DUT is switched 190
OFF, the current flowing through the inductor is interrupted, 191
thereby causing the inductor to force current through the DUT. 192
Since the DUT is OFF, current flows from the drain to the 193
source through avalanche mode conduction. The drain–source 194
voltage rises to a value that reaches the breakdown voltage as 195
the current flows through the device [5], [16]. Fig. 5 shows 196
the experimental measurements of the gate–source voltage 197
(VGS), the drain–source current (IDS), and the drain–source 198
voltage (VDS) as functions of time for an SiC MOSFET 199
undergoing UIS. 200
The devices used in the experiments were the 1.2-kV/24-A 201
CREE SiC MOSFET with datasheet reference CMF10120D 202
and the 1.2-kV/30-A Fairchild silicon IGBT with datasheet 203
reference FGA15N120ANTD. The test was conducted at six 204
different temperatures, namely −25 °C, 0 °C, 25 °C, 50 °C, 205
75 °C, and 100 °C. The performance of the device was 206
examined under two different avalanche currents (24 and 207
35 A). The 35-A test exceeds the maximum forward current 208
rating of the SiC MOSFET by 40% and the maximum current 209
rating of the IGBT by 16%, thereby putting the SiC MOSFET 210
under more electrothermal stress. Fig. 6(a) shows the drain– 211
source voltage of the SiC MOSFET under UIS at the rated 212
current for different temperatures. 213
Fig. 6(b) also shows the avalanche current characteristics 214
of the SiC MOSFET at different temperatures. Fig. 6(c) 215
shows the collector–emitter voltage of the IGBT under UIS, 216
whereas Fig. 6(d) shows the collector–emitter current of the 217
IGBT under UIS. The SiC MOSFET demonstrates tempera- 218
ture invariant characteristics and withstands all temperatures, 219
whereas the silicon IGBT does not withstand the avalanche 220
current at 100 °C, as can be observed in Fig. 6(c) and (d). 221
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Fig. 6. (a) Drain–source voltage for the SiC MOSFET under UIS at different
temperatures. (b) Drain–source current for the SiC MOSFET under UIS at
different temperatures. (c) Collector–emitter voltage for the Si IGBT under
UIS at different temperatures. (d) Collector–emitter current for the Si IGBT
under UIS at different temperatures. Test current IL = 24 A.
In Fig. 6(c), the VCE of the IGBT collapses to zero at the222
moment the short circuit across the device occurs. In Fig. 6(d),223
the current through the IGBT at 100 °C rises uncontrollably,224
thereby indicating BJT latchup. Subsequent tests on the device225
show that all the terminals were short circuited and the device226
was damaged.227
Next, the SiC MOSFET was tested at 40% beyond its228
current rating, whereas the IGBT was tested at 16% beyond229
its current rating to ascertain the electrothermal ruggedness.230
Fig. 7. (a) Drain–source current for the SiC MOSFET under UIS at different
temperatures showing BJT latchup above 0 °C. (b) Drain–source voltage for
the SiC MOSFET under UIS at different temperatures showing BJT latchup
above 0 °C. (c) Avalanche power dissipated in the SiC MOSFET. Test current
IL = 35 A.
Fig. 7(a) shows the avalanche current characteristics of the 231
SiC MOSFET under different temperatures. The MOSFET 232
withstands the test at the low temperature measurements 233
(−25 °C and 0 °C). For temperatures above 25 °C, the current 234
rises and is limited by the power supply, i.e., the MOSFET 235
goes into thermal runaway. Subsequent tests on the devices 236
showed that they are shorted between all three terminals, 237
indicating that the devices had failed. The mechanism behind 238
the temperature dependency of the devices ability to withstand 239
UIS can be explained by Figs. 2 and 3. Fig. 7(b) shows the 240
corresponding drain–source voltage (VDS), where it can be 241
seen that VDS falls to zero more quickly as the temperature is 242
increased. This occurs as a result of the fact that the voltage 243
across the device collapses once the bipolar has latched. 244
Fig. 7(c) shows the avalanche power dissipated by the SiC 245
MOSFET at different ambient temperatures. The amount of 246
power dissipated by the device before the onset of the BJT 247
latchup increases as the temperature decreases. This can be 248
explained by the fact that dissipated power contributes to 249
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Fig. 8. (a) Collector–emitter current for the silicon IGBT under UIS at
different temperatures. (b) Collector–emitter voltage for the silicon IGBT
under UIS at different temperatures. (c) Avalanche power dissipated in the
silicon IGBT. Test current IL = 35 A.
temperature excursions within the device, and hence, when the250
device starts at a lower ambient temperature, there is more251
headroom to dissipate power before bipolar latchup. Fig. 7252
is thus the experimental validation of Fig. 3 and the model253
developed for BJT latchup in Section II.254
Fig. 8(a) shows the collector–emitter current of the silicon255
IGBT under UIS conditions with 35-A maximum avalanche256
current. It can be seen that unlike the SiC MOSFET, the257
silicon IGBT does not withstand the test at any temperature.258
A trend can also be noticed from the IGBT current. The259
latchup current (i.e., the current flowing through the device260
at the point when latchup occurs) increases with increasing261
temperature. Fig. 8(b) shows the collector–emitter voltage of262
the IGBT under UIS conditions at all the temperatures. Similar263
to the MOSFETs, the voltage across the device collapses to264
zero once the device latches. Fig. 8(c) shows the avalanche265
power dissipated before the onset of thermal runaway. The266
amount of avalanche power dissipated before the parasitic BJT267
latchup decreases with increasing temperature.268
Fig. 9. (a) VDS and VCE for the IGBT and the MOSFET during avalanche
mode conduction. (b) IDS and ICE for the IGBT and the MOSFET during
avalanche mode conduction. Test current IL = 35 A.
Fig. 9(a) shows the VCE and VDS characteristics of the 269
IGBT and the MOSFET, respectively, during avalanche. It can 270
be seen that the MOSFET has a higher breakdown volt- 271
age than the IGBT even though both devices are rated at 272
1.2 kV. Fig. 9(b) shows that the gradient of the avalanche 273
current is higher for the IGBT. This happens because of the 274
higher breakdown voltage of the MOSFET since t = LIAV/ 275
(BVDSS − VDS), where BVDSS is the breakdown voltage, 276
IAV is the avalanche current, and t is the time. Hence, Fig. 9(b) 277
shows that the avalanche current decreases as the avalanche 278
duration increases. 279
B. Maximum Avalanche Current Determination 280
In this section of the experimental measurements, the goal 281
is to determine the maximum avalanche current at a fixed 282
temperature and fixed inductor (avalanche duration). This is 283
done by increasing the pulse duration of the gate until device 284
failure is initiated since the width of the gate pulse determines 285
the peak avalanche current. The results of the measurements 286
therefore show the peak avalanche current sustainable by the 287
device. This test is conducted for both the SiC MOSFET 288
and the silicon IGBT at different temperatures. Fig. 10 shows 289
the experimental measurements of different peak avalanche 290
currents for the SiC MOSFET at room temperature. The 291
measurements show that extending the gate pulse gradually 292
will eventually cause device failure when the peak avalanche 293
current is reached at that specific temperature. 294
Fig. 11(a) shows the peak avalance current when the Si 295
IGBT fails at different temperatures. Fig. 11(b) shows the 296
equivalent results for the SiC MOSFET. It can be seen from 297
both plots that the maximum avalanche current reduces with 298
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Fig. 10. Avalanche current as a function of time for different gate pulses
showing the maximum avalanche current for SiC MOSFET.
Fig. 11. (a) IGBT peak avalanche current as a function of time for different
temperatures. (b) MOSFET peak avalanche current as a function of time for
different temperatures. (c) Peak avalanche current as a function of temperature
for the MOSFET and the IGBT.
increasing temperature for reasons explained earlier. The total299
charging time of the MOSFET is smaller than that of the IGBT300
as a result of the smaller ON-state resistance. Hence, less time301
is required for the device to reach a defined avalanche current.302
Fig. 11(c) shows the peak avalanche current sustained by the303
device before latchup as a function of temperature for both 304
the silicon IGBT and the SiC MOSFET. 305
It can be observed that the absolute value of the slope 306
of the maximum IAV versus temperature is higher for the 307
silicon IGBT, thereby indicating a less reliable device at 308
elevated temperatures, i.e., there is greater temperature depen- 309
dency of electothermal ruggedness in the IGBT than the 310
MOSFET. The slope in Fig. 11(c) is −0.114 A/ °C for 311
the silicon IGBT and −0.031 A/ °C for the SiC MOSFET. 312
The x-axis intercept of Fig. 11(c) is an indication of the 313
maximum operating temperature of the device. At this point, 314
the elevated temperature causes enough thermal generation of 315
carriers (through bandgap narrowing) that the carrier popu- 316
lation is now equal to the background doping of the device, 317
i.e., the device ceases to be a semiconductor. The extrapolated 318
maximum operating temperature (x-axis intercept) for the 319
silicon IGBT and the SiC MOSFET is 295 °C (568 K) 320
and 1086 °C (1360 K), respectively. However, in reality, the 321
device will fail long before the theoretical point as a result 322
of process imperfections leading to current crowding and heat 323
nonuniformity. This means that some parts of the MOSFET 324
die will be at much higher temperatures compared with oth- 325
ers. Furthermore, packaging constraints will further limit the 326
maximum junction temperature to a value significantly lower 327
than what the semiconductor device is capable of. It can be 328
observed from Fig. 11(c) that the SiC device has a much higher 329
maximum operating temperature by virtue of wider bandgap. 330
The intrinsic carrier concentration can be calculated for silicon 331
and SiC from the following [12]: 332
ni = 3.87 × 1016 T 3/2 exp
(
−7.02 × 10
3
T
)
(7) 333
ni = 1.7 × 1016 T 3/2 exp
(
−2.08 × 10
4
T
)
. (8) 334
At 295 °C, the calculated intrinsic carrier concentration for sil- 335
icon is 2.25 × 1015 cm−3, whereas at 1086 °C, the calculated 336
intrinsic carrier concentration for SiC is 1.92 × 1014 cm−3. 337
Hence, it is clear that the widebandgap of SiC enables 338
better electrothermal ruggedness since the thermally generated 339
carrier concentration for SiC is less than that of silicon even 340
when the ambient temperature is 3.5 times higher [17]. 341
IV. FINITE-ELEMENT MODELS 342
Finite-element models have been developed to describe SiC 343
MOSFET and silicon IGBT behavior under avalanche mode 344
conditions. ATLAS from SILVACO was used to investigate 345
the electrothermal behavior of the MOSFET during avalanche. 346
The SiC device in the simulation was optimized to yield a 347
breakdown voltage of 1200 V using an 8-μm depletion layer 348
with a doping of 2 × 1016 cm−3. The p-body doping and 349
n-source was 1 × 1017 and 2 × 1019 cm−3, respectively. 350
The silicon IGBT is simulated with a drift layer doping of 351
1.1 × 1014 cm−3, a p-body doping of 2.3 × 1017 cm−3, 352
and a voltage blocking drift layer thickness of 100 μm. 353
The circuit in the simulator was identical to the one used 354
in the experiment. The results of the simulations are shown 355
in Fig. 12(a)–(c) for both the MOSFET and the IGBT. 356
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Fig. 12. (a) Simulated avalanche current as a function of time for the SiC
MOSFET and the silicon IGBT. (b) Simulated avalanche voltage as a function
of time for the SiC MOSFET and the silicon IGBT. (c) Simulated maximum
temperature as a function of time for the SiC MOSFET and the silicon IGBT.
Fig. 12(a) shows the avalanche current as a function of time357
for the MOSFET and the IGBT. The ambient temperature of358
the simulation is 473 K, and the avalanche current is 35 A.359
It can be observed from Fig. 12(a) that the IGBT goes into360
latchup, whereas the MOSFET does not. Fig. 12(b) shows the361
voltage across the device as a function of time for both the362
SiC MOSFET and the silicon IGBT. It can be observed that363
the IGBT has a higher voltage during the inductor charging364
period than the MOSFET. This is due to the higher ON-stateAQ:2 365
resistance of the IGBT as a result of the thicker drift layer366
compared with the SiC MOSFET, where the widebandgap367
and high critical field mean that a thinner voltage blocking368
epitaxial layer is needed. The modeled characteristics of the369
voltage of the device during avalanche is identical to what370
is observed experimentally, i.e., once the device goes into371
avalanche mode conduction, the voltage across the device372
rises to the breakdown voltage, and if the device latches, the373
voltage across the device falls to zero as the current rises.374
Fig. 12(c) shows the simulated maximum temperature of the375
device as a function of time during the inductor charging and376
the avalanche period.377
Fig. 13. (a) Simulated IGBT current during inductor charging and avalanche
at different ambient temperatures. (b) Simulated IGBT current during inductor
charging and avalanche at different ambient temperatures.
The IGBT shows a higher temperature rise during the 378
inductor charging period as a result of the higher conduction 379
losses compared with the SiC MOSFET. The rise of the SiC
AQ:3
380
MOSFET temperature during avalanche is faster and the peak 381
temperature is higher because of the smaller thermal time 382
constant. The simulated SiC MOSFET will have a smaller 383
thermal resistance (RTH) because of the thinner epitaxial 384
drift layer (thermal resistance increases with length in the 385
direction of heat flow). SiC also has a thermal conductivity 386
that is three times larger than silicon, and hence, the thermal 387
resistance would reduce even further. The SiC MOSFET will 388
also have a smaller heat capacitance (CTH) as a result of the 389
smaller die mass. Therefore, the smaller thermal time constant AQ:4390
(RTH · CTH) means that the rate of change of temperature with 391
time will be higher, and hence, the faster heating and cooling 392
shown in Fig. 12(c). It can also be seen in Fig. 12(c) that 393
the IGBT never cools down unlike the SiC MOSFET. Fig. 13 394
shows more finite-element simulations for the silicon IGBT 395
during inductor charging and avalanche mode conduction at 396
different ambient temperatures. It can be observed from Fig. 13 397
that, similar to the case of the experimental measurements, 398
higher temperatures induce latchup. Furthermore, in the finite- 399
element analysis, the latchup occurs approximately at 650 K 400
that is higher than what was extracted experimentally (568 K) 401
by extrapolating the plots in Fig. 11(c). This is expected 402
since the simulation does not take into consideration process 403
imperfections and packaging constraints. 404
2-D current density contour plots of the SiC MOSFET 405
and silicon IGBT were also extracted from the finite-element 406
simulator. The results are shown in Fig. 14(a) for the MOSFET 407
and Fig. 14(b) for the IGBT. In the case of the MOSFET, the 408
current flow is concentrated, whereas in the IGBT, the current 409
flow is dispersed. This is likely due to the fact that the voltage 410
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Fig. 14. 2-D current density plots for the (a) SiC MOSFET and (b) silicon
IGBT.
blocking drift layer of the SiC MOSFET is much thinner than411
that of the IGBT as a result of the higher critical electric field412
in SiC. The lower value of the thermal time constant of SiC413
means that heat is dissipated faster than that of silicon; hence,414
the temperature surge does not initiate bipolar latchup as is415
the case with the IGBT.416
V. CONCLUSION417
In this paper, the mechanism of parasitic bipolar latchup418
during avalanche mode conduction has been investigated for419
1.2-kV/25-A SiC MOSFETs and 1.2-kV/30-A silicon IGBTs.420
It has been shown that the SiC MOSFET is more electrother-421
mally rugged and can withstand higher temperature surges422
in spite of the fact that it has a lower current rating. The423
SiC device can withstand avalanche current 40% greater than424
the rated current at lower temperatures but not at higher425
temperatures. The IGBT is unable to withstand avalanche426
currents 16% beyond its rating. The SiC MOSFET can also427
withstand avalanche currents at the rated value at 125 °C.428
An electrothermal model was developed that explained why429
elevated temperatures accelerate the latching of the parasitic430
BJT, and the results are confirmed by finite-element modeling.431
The experimentally extracted maximum operation tempera-432
tures (extracted from avalanche current versus temperature433
plots) were compared with theoretical calculations using the434
temperature dependence of the intrinsic carrier concentration. 435
The results showed a difference probably due to packaging 436
constraints and process imperfections and that the SiC device 437
is capable of withstanding approximately three times the 438
temperature of Si. This was also supported by the finite- 439
element models. 440
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